Digilent
 Terasic Technologies
 Inipro
 Aerotenna
 Mango Communications
 Humandata
 Red Pitaya
 Trenz Electronic
 MYIR Tech
 Opal Kelly
 Xilinx
 Avnet
 Ironwood Electronics
 Bitalino
 Nepes Kocoafab
 Elecrow Technology
 Arduino
 Hitech Global
 Tokyo Electron Device
 Dynalith Systems
 Samtec
 Nutaq
 Acute Technology
Verilog HDL Design using Vivado
790,000
Verilog HDL Design using Quartus
790,000
VHDL Design using Vivado
790,000
VHDL Design using Quartus
790,000
Verilog HDL Design
790,000
Embedded System Design on Zynq
690,000
Embedded Linux on Zynq
990,000

3,000,000
  ġ : HOME > Inipro > Books 

Verilog HDL Design using ISE
Verilog HDL Design using ISE 2017
( ISE 14.7 & Zybo Kit )
        [鼼]
  ǰ : IPG000617176
۰ /  : 쿵
 IP :
  :
  
  
Zybo Kit
335,000

ǹ : 2016 04 07

2 : 2017 01 18

ISBN : 979-11-88032-01-3 93560

å : B5 (257 mm x 182 mm), 164 pages

(Ӹ)

å Verilog HDL Xilinx ISE Ͽ ȸθ ϱ ʿ ٷ ִ. Verilog HDL ⺻ ڵ Ӹ ƴ϶ FPGA忡 ȸθ ٿε Ͽ ϵ Ȯ ִ ǽ ٷ ִ.

ǽ ǽ Xilinx Zynq-7010 Ĩ ž Zybo 带 Ͽ Zybo Zynq Ĩ Verilog HDL Ͽ ȸθ ٿεϱ Xilinx ISE Ͽ. Xilinx ISE ؼ ڼ ٷ ־ ó ϴ ֵ Ǿ ִ.

å ǽ ϴ Verilog HDL Xilinx ISE ȸ ɷ ȭ ִ.


- Verilog HDL Design using ISE

10 - Verilog HDL Design using ISE 10






 ݾ 90,000 ̸̻ ۵˴ϴ.

  ִ ǰ ֹ Ϸ 3 ȿ ۵˴ϴ.

 Ϲ ǰ ֹ Ϸ 5~10 ȿ ۵˴ϴ.
ǰ ǻ Ʒ ó ֽñ ٶϴ.

 ֹ ǰ ȯұ Ʒ ϴ.
  • ܼ ɿ ֹҴ Ұմϴ.
  • ǰÿ ǰ ǰ ¿  ǸŰ 쿡 ǰ մϴ.
  • ǰ ǰ ¿ ־ ǸŰ Ұ ¿ ߰ ߻ ֽϴ.
  • ǰ Ϸκ ǰϱ Ⱓ ȯұݾ Ʒ ϴ.
    • ֹ : ȯұݾ = ǰ - ؿܿ۷
    • 7̳ : ȯұݾ = ǰ - ؿܿ۷ - ޼ ( 5,000 )
    • 7 ~ 30 : ȯұݾ = ǰ - ǰ10% - ؿܿ۷ - ޼ ( 5,000 )
    • 30 ~ 60 : ȯұݾ = ǰ - ǰ30% - ؿܿ۷ - ޼ ( 5,000 )
    • 60 ~ 90 : ȯұݾ = ǰ - ǰ50% - ؿܿ۷ - ޼ ( 5,000 )
    • 90 ~ 120 : ȯұݾ = ǰ - ǰ70% - ؿܿ۷ - ޼ ( 5,000 )
    • 120 ~ 150 : ȯұݾ = ǰ - ǰ90% - ؿܿ۷ - ޼ ( 5,000 )
 TEL : 02-2047-1047 , E-Mail : webmaster@inipro.net



 ̴ο ̴ ī ϰ ֽϴ.

 ̴ ī Ͻô ñ ٶϴ.

ŬϽø ̴Ͻý ý ȿ ȮϽ  ֽϴ. ̴δ ŷȸ ǥؾ ؼմϴ.
ǸžŰȣ : 2013--1146ȣ , ȣ : ȫ̿
ȣ : ̴ ֽȸ , ڵϹȣ : 215-87-84980 , ǥ : 쿵
Tel : 02-2047-1046~7 , Fax : 02-2047-1049 , E-Mail : webmaster@inipro.net
ּ : Ư ı η 52 ̺ B 507ȣ

Copyright Inipro Inc. All Rights Reserved Since 2007