Digilent
 Terasic Technologies
 Inipro
 Aerotenna
 Mango Communications
 Humandata
 Red Pitaya
 Trenz Electronic
 MYIR Tech
 Opal Kelly
 Xilinx
 Avnet
 Ironwood Electronics
 Bitalino
 Nepes Kocoafab
 Elecrow Technology
 Arduino
 Hitech Global
 Tokyo Electron Device
 Dynalith Systems
 Samtec
 Nutaq
 Olimex
 Boardcon
 Acute Technology
Verilog HDL Design
790,000
VHDL Design
790,000
Embedded System Design on Zynq
690,000
Embedded Linux on Zynq
990,000
Embedded System Design on Zynq
20,000
Verilog HDL Design using Vivado
12,000
Verilog HDL Design using Quartus
12,000
Verilog HDL Design using ISE
12,000
VHDL Design using Vivado
12,000
VHDL Design using Quartus
12,000
VHDL Design using ISE
12,000

<>
  ġ : HOME > Digilent > FPGA & Programmable Logic 

Genesys 2
Kintex-7 FPGA Development Board
        [ΰ]
(̴ ǸŰ Ե ݾԴϴ.)
  ǰ : IPG000617134
       : Digilent
 IP :
 ó :
  :
  
  
microSD Card w/ Adapter
21,100

The Digilent Genesys 2 board is an advanced, high-performance, ready-to-use digital circuit development platform based on the powerful Kintex-7 Field Programmable Gate Array (FPGA) from Xilinx. With its high-capacity, high-speed FPGA, fast external memories, high-speed digital video ports, and wide expansions options, the Genesys 2 is well suited for data and video processing applications. Several built-in peripherals, including Ethernet, audio and USB 2.0 allow a wide range of additional applications. The fully-populated high-speed FMC HPC connector opens the door to great expansion possibilities.

The Kintex-7 FPGA offers more capacity, higher performance, and more resources than the Virtex-5 from the first-generation Genesys.

Support Materials

Datasheet Schematics (PDF)

For all other material:

Resource Center

Features:

  • Xilinx Kintex-7 FPGA (XC7K325T-2FFG900C)
  • 50,950 logic slices (up 7x), each with four 6-input LUTs and 8 flip-flops
  • Close to 16 Mbits of fast block RAM (up 7x)
  • Ten clock management tiles, each with phase-locked loop (PLL)
  • 840 DSP slices (up 17x)
  • Internal clock speeds exceeding 450MHz
  • On-chip analog-to-digital converter (XADC)
  • Up to 10.3125Gbps gigabit transceivers
  • 1800Mbps DDR3 data rate with 32-bit data width
  • Commercial -2 speed grade

The Genesys 2 also offers an improved collection of ports and peripherals, including:

  • Fully-populated 400-pin FMC HPC connector w/ ten GTX lanes
  • USB-UART Bridge
  • 128x32 pixel OLED
  • 16-bit VGA connector
  • Pmod for XADC signals
  • Two four-lane DisplayPort connectors
  • HDMI Sink and HDMI Source
  • 10/100/1000 Ethernet PHY
  • 1GB 1800Mbps on-board DDR3
  • USB 2.0 Host/Device/OTG PHY
  • Dedicated USB port for JTAG programming and data transfers
  • Micro SD card connector
  • Audio codec w/ four 3.5mm jacks
  • Serial Flash
  • Five Pmod ports
  • USB HID Host for mice, keyboards and USB MSD Host for storage

The Genesys 2 can be programmed from various sources, like USB thumb drive, microSD, the on-board non-volatile Flash or the on-board USB-JTAG programmer circuit.

The Genesys 2 is compatible with Xilinxs new high-performance Vivado Design Suite as well as the ISE toolset, which includes ChipScope and EDK. Vivado comes with all the required cable drivers, so no separate installation is required. The free WebPACK versions of these toolsets do not support the Kintex-7 325T, however for a limited time a voucher with Design Edition will be included with no additional cost.

What's
Included:

  • Genesys 2 Kintex-7 FPGA
  • Digilent custom cardboard box with protective foam
  • USB A to Micro-B programming cable and one 12V, 3A wall power supply with US and EU adapters
  • Vivado Design Suite voucher


Welcome to the resource center for the Genesys 2!

Here you will find all the reference materials that Digilent has created for this board, as well as links to any external content we have tracked down. If you are interested in purchasing the Genesys 2, visit the product page on our main website: Genesys 2.


Documentation

  • SchematicPDF
    • PDF Schematic of the PCB generated by Altium
  • Reference ManualWiki
    • Technical description of the Genesys 2 and all of its features. The Wiki page may contain more up-to-date information and fewer typos than the PDF.
  • Datasheet LocatorWiki
    • A collection of external links to datasheets for the devices found on the Genesys 2

Design Resources

  • Master XDCZIP
    • This package contains the master XDC that defines the pin constraints for every device on the Genesys 2 in Vivado.

Tutorials

No Tutorials Available

Reference Projects

  • User DemoWiki
    • User demo that is shipped with the board





 ݾ 90,000 ̸̻ ۵˴ϴ.

  ִ ǰ ֹ Ϸ 3 ȿ ۵˴ϴ.

 Ϲ ǰ ֹ Ϸ 5~10 ȿ ۵˴ϴ.
ǰ ǻ Ʒ ó ֽñ ٶϴ.

 ֹ ǰ ȯұ Ʒ ϴ.
  • ܼ ɿ ֹҴ Ұմϴ.
  • ǰÿ ǰ ǰ ¿  ǸŰ 쿡 ǰ մϴ.
  • ǰ ǰ ¿ ־ ǸŰ Ұ ¿ ߰ ߻ ֽϴ.
  • ǰ Ϸκ ǰϱ Ⱓ ȯұݾ Ʒ ϴ.
    • ֹ : ȯұݾ = ǰ - ؿܿ۷
    • 7̳ : ȯұݾ = ǰ - ؿܿ۷ - ޼ ( 5,000 )
    • 7 ~ 30 : ȯұݾ = ǰ - ǰ10% - ؿܿ۷ - ޼ ( 5,000 )
    • 30 ~ 60 : ȯұݾ = ǰ - ǰ30% - ؿܿ۷ - ޼ ( 5,000 )
    • 60 ~ 90 : ȯұݾ = ǰ - ǰ50% - ؿܿ۷ - ޼ ( 5,000 )
    • 90 ~ 120 : ȯұݾ = ǰ - ǰ70% - ؿܿ۷ - ޼ ( 5,000 )
    • 120 ~ 150 : ȯұݾ = ǰ - ǰ90% - ؿܿ۷ - ޼ ( 5,000 )
 TEL : 02-2047-1047 , E-Mail : webmaster@inipro.net



 ̴ο ̴ ī ϰ ֽϴ.

 ̴ ī Ͻô ñ ٶϴ.

ŬϽø ̴Ͻý ý ȿ ȮϽ  ֽϴ. ̴δ ŷȸ ǥؾ ؼմϴ.
ǸžŰȣ : 2013--1146ȣ , ȣ : ȫ̿
ȣ : ̴ ֽȸ , ڵϹȣ : 215-87-84980 , ǥ : 쿵
Tel : 02-2047-1046~7 , Fax : 02-2047-1049 , E-Mail : webmaster@inipro.net
ּ : Ư ı η 52 ̺ B 507ȣ

Copyright Inipro Inc. All Rights Reserved Since 2007